This paper describes the implementation of a low-voltage, wide bandwidth, continuous-time low-pass AX modulator.
INTRODUCTION
Delta-Sigma(AC) modulation is a popular technique for performing high-resolution analog-to-digital conversion of relatively low-bandwidth signals [I] . These oversampled data converters avoid many of the difficulties encountered with conventional Nyquist-rate converters, such as requiring precise analog components and abrupt cutoffs in the analog anti-aliasing filter. The noise-shaping loop filter of a A X modulator can be implemented as a discrete-time system (switched-capacitor, switched op-amp) 121 or as a continuoustime one (active-RC or transconductor-C) [3] . The majority of AC modulators reported in literature are implemented using switched-capacitor circuits mainly because these realizations are compatible with standard CMOS processes, are insensitive to clock jitter, and the frequency response of the noise shaping filter can be precisely set by capacitor ratios.
Nowadays there is increasing interest in continuous-time implementations of AX modulators, especially for high-speed and low-power applications. This is primarily due to some important advantages continuous-time realizations have compared to their switched-capacitor counterparts: can operate at higher sampling frequencies, the errors of the sampleand-hold circuit are suppressed by the loop filter, provide implicit anti-alias filtering, and are less prone to pick,up digital noise. Most of the reported continuous-time implementations arc band-pass ones and some of these are not using CMOS technology, but silicon bipolar or other processes.
There are only few reported CMOS realizations of low-pass 
SYSTEM-LEVEL DESIGN ISSUES
Due to the sampling operation inherently present in a AX modulator, independent on how the loop filter is implemented (switched-capacitor or continuous-time), such a system is a discrete-time one. Therefore, the design of a CT AX modulator starts from a discrete-time prototype satisfying the desired performance (SNR, BW, OSR) and using discrete-time to continuous-time transformations to obtain the parameters of the CT realization [4], (51. To meet our proposed target (SNR >72dB, BW=2.5MHz3 OSR=32), a fourth-order, inverse Chebyshev, noise transfer function has been chosen, the topology of the modulator beeing shown in Fig. 1. 
Nonlinearity of the integrating stages
One of the most critical aspects in continuous-time A C modulators design is the nonlinearity of the integrating stages. 
Finite gain of op-amps/OTAs
The performance of a AX modulator may also be degraded by the integrator leakage resulting from the finite dc gain of op-amps or OTAs. The limited gain moves the NTF zeros away from their ideal positions, which reduces the amount of attenuation of the quantization noise in the baseband, and consequently a the drop in the SNR results. Since the leakage of the integrators is inversely related to the dc gain, the gain must be increased to the point that the overall modulator performance is not degraded. The result in [6] demonstrates that if the dc gain of integrators is equal or larger than the oversampling ratio, the SNR drops less than IdB.
Noise
In a CMOS AX modulator, circuit noise comes from two main sources: thermal noise and I/f noise. The noise of the first integrating stage is dominant and will determine the performance ofthe entire AX modulator. The input referred thermal noise is inversely proportional to the transconduclance G, of the OTA, so larger G, is required for reducing the thermal noise contribution. Larger G, can also make bandwidth larger. The price paid for this is power consumption increase. Flicker (Ilf) noise is extremely important in low-pass CMOS AX modulators, because it dominates at low frequencies, where low-frequency noise increases with lOdB/dec with decreasing frequency. In SC implementations one uses correlated double sampling techniques to reduce the amount of I/f noise, but this approach should be avoided in CT implementations to preserve their advantages. Becausel/f noise is inversely proportional to the area of MOS transistors, one can increase their size to decrease I/f noise, but this will increase the capacitance of MOS transistors and the bandwidth decreases. One should make reasonable tradeoff among noise, bandwidth and power consumption for the requirements of the entire AX modulator. Because the first integrating stage is the most critical one from the noise point of view, the feedback topology shown in Fig. 1 has been chosen. This topology requires lower unit gain frequency for the first integrating stage. therefore one can uses larger transistors to minimize I/f noise. Large transconductance and large capacitors are used in the first integrating stage to decrease the thermal noise contribution.
Memory effect and loop delay of the feedback DAC
Continuous-time AX modulators are known to suffer from asymmetric pulses or memory effect of the feedback DAC [7] , which is caused by the unequal rise and fall times of the DAC output current pulses. This effect leads to a decrease of the dynamic range and introduces even harmonic distortion. For a given samping rate, OSR, and desired SNR, the maximum pulse asymmetry (7) must approximately satisfy the relation [SI Two solutions to the memory effect have been proposed. The first one is to use a current steered differential pair to implement the fully differential feedback DAC. It is demonstrated in (81 that the sum of two asymmetric differential DAC waveforms produces a symmetric DAC waveform. The second solution is to use return-to-zero DAC pulses although this will increase the number of transitions in the DAC current.
In a practical CT AX modulator, there exists loop delay between the quantizer clock and DAC current pulse due to the nonzero switching time of the transistors in the feedback path. Loop delay is detrimental to the performance of higher-order modulators. The maximum input stable amplitude will decrease with increasing loop delay. The performance loss due to loop delay can be greatly mitigated using return-to-zero DAC pulses.
CIRCUIT IMPLEMENTATION
The proposed founh-order low-pass continuous-time AX modulator with inverse Chebyshev type noise transfer function is shown in Fig. I , and consists of four cascaded G, -
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C integrators and a local resonator feedback to realize the desired finite transmission zero. A topology with distributed feedback has been chosen because of its lower complexity and minimum power dissipation compared to all other possible configuration achieving the same SNR for the same oversampling ratio.
Linear CMOS transconductor
As mentioned before, the linearity of the integrating stages is critical to the overall performance of the final modulator. Especially for high resolution A D conveners, the first integrating stage needs highly linear transconductors to satisfy the required SNDR. Because MOSFET-only transconductors have linearity of only 40-60dB, a novel highly linear resistor-based transconductor has been developed [9] for the proposed AX modulator. The circuit implementation of the transconductor is shown in Fig. 3 
SIMULATION RESULTS

Comparator
In single-bit AX modulators the performance of the comparator is not critical. Because the comparator is inside the feedback loop, the errors introduced by its offset and hysteresis and any additional sampling errors are noise shaped
The loop filter coefficients of the modulator in Fig. 1 are scaled to maximize the overload level of the entire modulator by using all of the available signal swing at the output of each integrator without clipping. The modulator parameters after scaling are shown in Table 1. A behavioral model for the G , -C integrating stages, taking into account their nonlinearity and leakagc, and the finite bandwidth of the transconductor, has been developed (Fig. 6) . The modulator has been simulated in Matlab's Simulink. The behavioral simulation results are shown in Fig. 7 . The ideal modulator can achieve a maximum SNR of 76 dB. With a dc gain of 100 for each integrator and the nonlinearity coefficients of integrating stages of 0.1%, 0.2%. 0.2% and I%, respectively, including the loop delay of 20% of the clock cycle, the SNDR is decreased by 4 dB. By using return-to-zero DAC pulses, the modulator can obtain the maximum SNDR of 74.
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